摘要 |
A CMOS random access memory has storage elements (1, 2 and 3) which produce complementary outputs on a pair of output conductors (7, 8). In order to speed up the establishment of the output voltages on the conductors two cross-connected transistors (22, 23) are provided to supplement the discharging of that conductor which is to have the lower voltage, each transistor being responsive to the voltage on one conductor to discharge the other conductor. The correct timing of the operation of the cross-connected transistors is provided by two further transistors (26, 27) having their gates respectively connected to the conductors which are arranged to become conducting when an adequate voltage charge has been achieved by the storage element. When either of the further transistors conducts a transistor (24) in series with the two cross-connected transistors is turned on to enable them to operate.
|