发明名称 |
Logic gates realized in differential cascode ECL technology |
摘要 |
A semiconductor circuit arrangement in ECL technology for realizing logic conjunctions between more than three input variables includes at least two series-gating stages having at least two ECL current switches controlled by an input variable each and each includes a reference circuit and at least one control circuit, forming logical conjunctions if connected in series and at least one diode for separating the conjunctions from each other by at least one diode threshold voltage, further including a push-pull differential amplifier forming the control circuit of each ECL current switch for forming a logical conjunction between input signals of the push-pull differential amplifier and at least one signal depending on an input variable of another voltage level.
|
申请公布号 |
US4737664(A) |
申请公布日期 |
1988.04.12 |
申请号 |
US19850779654 |
申请日期 |
1985.09.24 |
申请人 |
SIEMENS AKTIENGESELLSCHAFT |
发明人 |
WILHELM, WILHELM;SCHOEN, KARL-REINHARD |
分类号 |
H03K19/086;H03K19/173;(IPC1-7):H03K19/086 |
主分类号 |
H03K19/086 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|