发明名称 Integrated semiconductor circuit with at least two planes made of aluminium or aluminium compound and method of manufacturing the same.
摘要 <p>To improve the planarisation and the reliability of low-resistance conductor tracks, tungsten is used as via filler (6, 16) and metal silicides as interlayers (5, 9, 19) in the multilayer interconnection of integrated semiconductor circuits having at least two metallisation levels (8, 18) consisting of aluminium or an aluminium compound. The metallisation system according to the invention contains a nucleation layer (7, 17) preferably consisting of titanium/titanium nitride as lower layer for each metallisation level (8, 18), the resistance of the aluminium layers (8, 18) to electromigration thereby being increased, and a layer (9, 19) preferably consisting of molybdenum silicide as top layer for each metallisation level (8, 18), the low resistance of the metallisation (8, 18) thereby being improved. In addition, the sandwich-type metallisation structure improves the planarity and the thermal stability of the circuit. Since the number of metallisation layers (8, 18, 28) is optional, the invention can be used for VLSI circuits. …<IMAGE>… </p>
申请公布号 EP0269095(B1) 申请公布日期 1994.02.16
申请号 EP19870117415 申请日期 1987.11.25
申请人 SIEMENS AKTIENGESELLSCHAFT 发明人 KUECHER, PETER, DIPL.-PHYS.
分类号 H01L21/768;H01L23/522;H01L23/532;(IPC1-7):H01L23/532;H01L21/90;H01L21/60 主分类号 H01L21/768
代理机构 代理人
主权项
地址