| 摘要 |
A microprogrammed processor in which instructions have alternative fast and slow microprogram sequences. The fast sequences are designed for speed, and can detect exception conditions but do not resolve them. The slow sequences perform all the necessary tests to resolve these conditions. When a fast sequence detects an exception, that sequence is abandoned, and the corresponding slow sequence is run.
|
