发明名称 LATCH-UP DETECTING/RESETTING CIRCUIT FOR INTEGRATED CIRCUIT
摘要 PURPOSE:To reset an integrated circuit (IC) to its normal state by providing a detection means to detect a latch-up phenomenon of the IC. CONSTITUTION:If a latch-up phenomenon is produced at either one of circuit parts 12-16 of a microcomputer 1 and an ICI 21 and an ICII 22, no clear pulse is outputted from an output port part 14. Then an H level is outputted from a binary counter 4 and a transistor (TR) Q1 of an external signal ON/OFF circuit 6 is turned on. Thus the external input is cut off and at the same time a TRQ2 of a power ON/OFF circuit 7 is turned off to cut off supply of the DC power to a power supply input terminal 18 as well as to the power supply input terminals of the ICI 21 and ICII 22 respectively. when the output Q of the counter 4 is set at an L level after a prescribed time, both the circuits 6 and 7 starts their actions.
申请公布号 JPS6373436(A) 申请公布日期 1988.04.04
申请号 JP19860220612 申请日期 1986.09.17
申请人 RICOH CO LTD 发明人 FUKUOKA HIROKI
分类号 G06F11/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利