摘要 |
A decoder circuit of a semiconductor memory device includes a plurality of logic gates each consisted by a load transistor and drive transistors generating a line selection signal corresponding to input address signals, and a power source control circuit for controlling the power source voltage supplied to the logic gate corresponding to a mode designation signal which is a normal mode signal or an all selection mode signal. According to the present invention, when the all selection mode signal is input to the power source control circuit, the all selection mode state of the decoder circuit is obtained by pulling down the power source voltage supplied to the logic gate.
|