发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 Word lines of a memory cell array are coupled to the output portion of a first decoder while the input portion of the first decoder is coupled to a plurality of signal lines which are elongated on the memory cell array. The signal lines are provided for a predetermined plurality of word lines, and each of said signal lines can be coupled to the word lines by switching devices. Preferably, the signal lines can be formed of a low resistance material such as aluminum to enhance the speed while the word lines can be formed of polycrystalline silicon to allow simultaneous formation with the memory cell gate electrodes. By virtue of providing each signal line for more than one word line, the design requirements for the signal lines are less stringent than previous arrangements wherein a one-to-one relationship has been attempted between polycrystalline silicon word lines and aluminum connection lines. A further feature of the present invention is the use of a second decoder having an output portion coupled to the signal lines and an input portion coupled to receive selection signals for selecting a predetermined one of the signal lines.
申请公布号 GB2152752(B) 申请公布日期 1988.03.02
申请号 GB19840031412 申请日期 1984.12.12
申请人 * HITACHI LTD 发明人 KAZUHIKO * KAJIGAYA
分类号 G11C11/401;G11C5/06;G11C8/00;G11C8/14;G11C8/18;G11C11/407;H01L21/8242;H01L23/528;H01L27/10;H01L27/108;(IPC1-7):G11C5/02 主分类号 G11C11/401
代理机构 代理人
主权项
地址