发明名称 LOADING SYSTEM FOR MICROPROGRAM
摘要 <p>PURPOSE:To perform the collation and check of contents of control storage parts of all processors just with a single reading operation regardless of the number of processors, by providing a comparator which compares the data on the control storage part and the data on a bus, a driver circuit, etc. CONSTITUTION:A comparator 108 compares the data DATA1 read out of a control storage part CS102 with the DATA2 on a data bus 33 in correspondence of bits. If no coincidence is obtained between both data, a driver DV116 is driven by a signal CTL received from a control circuit 101 for output of an error signal Error. In this case, the comparator 108 of each CPU10 produces a coincidence output as long as the program has no error in the CS102 of each CPU10 in a multi-processor system. Thus the signal Error outputted from each CPU is set at a normal level (0). However the signal Error is not equal to 0 if the program of the CS102 of either one of those CPU10 has an error. Thus an error is decided. In such a way, it is possible to give the collation and check to the CS contents of all processors in a short period just with a single reading operation.</p>
申请公布号 JPS6346562(A) 申请公布日期 1988.02.27
申请号 JP19860191114 申请日期 1986.08.14
申请人 FUJITSU LTD 发明人 OZAWA HIDEKIYO
分类号 G06F15/16;G06F9/22;G06F9/24;G06F9/445;G06F12/16;G06F15/177 主分类号 G06F15/16
代理机构 代理人
主权项
地址