发明名称 DELAYING CIRCUIT
摘要 PURPOSE:To always obtain a stable delay time by non-adjustment, by using a variable delay unit of the same circuit constitution, for both a variable delaying circuit and a control signal generating circuit, and also, constituting them so that they are under the same operating condition. CONSTITUTION:The titled circuit is formed by connecting in series many pieces of variable delay units 22 which have been constituted so that a delay time can be varied. Also, in the inside of a control signal generating circuit for controlling the delay time of each variable delay unit 22, a variable delay unit having the same characteristic as the variable delay unit 22 is provided, as a means for monitoring a variation of the delay time in its unit 22. The control signal generating circuit constitutes a kind of feedback loop for controlling the delay time of the variable delay unit being a monitor means. an error signal of that time is used as a delay time control signal 25 to plural variable delay units being components of a delaying circuit 6. In this way, the delay time of the variable delaying circuit 6 can also be kept in a desired value in the same way.
申请公布号 JPS6346011(A) 申请公布日期 1988.02.26
申请号 JP19860188568 申请日期 1986.08.13
申请人 HITACHI LTD 发明人 FUKUSHIMA AKIO;MIURA YOSHIO
分类号 G11C11/407;G11C11/4076;H03K5/13;H03K5/133;H03K5/134 主分类号 G11C11/407
代理机构 代理人
主权项
地址