发明名称 |
MASTERSLICE INTEGRATED CIRCUIT DEVICE AND METHOD FOR MANUFACTURING THE SAME |
摘要 |
In a masterslice integrated circuit, a plurality of input and output logic gates and a plurality of internal logic gates are arranged in the form of an array. A custom-made wiring pattern is arranged between the input and output logic gates and the internal logic gates. At least one of the logic gates comprises a plurality of PNP transistors (Q11 INFINITY Q15) and a plurality of output stage circuits (OSA, OSB). In addition, by the custom-made wiring pattern, one of the output stage circuits is connected to the emitter of at least one of the PNP transistors to form one of the logic gates. |
申请公布号 |
DE3278003(D1) |
申请公布日期 |
1988.02.18 |
申请号 |
DE19823278003 |
申请日期 |
1982.08.18 |
申请人 |
FUJITSU LIMITED |
发明人 |
OMICHI, HITOSHI;TANIZAWA, TETSU;MITONO, YOSHIHARU |
分类号 |
H01L27/118;H03K19/088;H03K19/173;(IPC1-7):H01L27/02;H01L21/82 |
主分类号 |
H01L27/118 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|