| 摘要 |
A logic device, which may be a digital computer, is simulated by dividing the device into logic blocks and classifying the blocks by levels according to flow of signals in the device. A state memory simulates input and output logic states of the respective blocks. A simulator simulates operations of the respective blocks. The blocks on each level are successively simulated in four stages, namely, (1) provision of simulated logic states for the respective output logic states, (2) comparison of the simulated logic states with the respective output logic states, (3) decision of those of the input logic states of higher level blocks which should be changed into the simulated logic states, and (4) renewal of the output logic states and of the decided input logic states in the state memory. Renewal of the output logic states may be carried out during the stage (1). Alternatively, the logic blocks on each level are divided into groups with simulation for the blocks on each level substantially simultaneously carried out by a plurality of logic simulators which are assigned to the respective groups and are connected together for transfer of data and for renewal of the decided input logic states by the transferred data.
|
