发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 <p>PURPOSE:To attain a high speed operation by inputting the output of a logic circuit receiving plural input signals and outputting the result of AND operation in response to a clock to an OR circuit in response to the clock via a delay circuit. CONSTITUTION:A 1st logic circuit 1 has plural transistors (not shown) connected in parallel and receiving plural input signals Si respectively, and outputs the AND operation result Sm of the input signal Si in response to a change in the prescribed level of a clock CK. The result Sm is fed to a 2nd logic circuit 2 together with an output from other delay circuit (not shown) via a delay circuit 3. The 2nd logic circuit 2 outputs the result So of OR operation to plural input signals Sm in response to the prescribed level change of the clock CK similarly. Thus, high speed logic operation is attained.</p>
申请公布号 JPS6331218(A) 申请公布日期 1988.02.09
申请号 JP19860173895 申请日期 1986.07.25
申请人 FUJITSU LTD;FUJITSU BUI LSI KK 发明人 YAMAMURA TAKESHI;KOMAKI MASAKI
分类号 H03K19/0175;G06F1/12;H03K19/177 主分类号 H03K19/0175
代理机构 代理人
主权项
地址