摘要 |
A fuse selectable decoder for a redundant row of memory elements in an array includes a redundant decode select circuit (38) for receiving predecoder inputs from predecode lines (28), (30), (32) and (34). The predecode lines are output from predecoders (20), (24) and (26) which decode an eight bit address word. The redundant decode select circuit (38) is programmed by fuse select circuit (40) that selects the address of a defective one of the rows of memory elements in an array (10). The redundant decode select circuit (38) selects one line out of each of the predecode lines (28), (30), (32) and (34) for input to an AND gate (112) for selecting the redundant row (12). |