发明名称 A DYNAMIC RAM INTEGRATED CIRCUIT DEVICE
摘要 In a dynamic RAM having a memory array of a folded bit line arrangement, the memory array has a plurality of bit line pairs. A plurality of word lines and dummy word lines cross each of the bit line pairs so as to apply coupling noises of the same phase to the bit lines constituting each of the bit line pairs. The levels of the coupling noises applied to the bit lines constituting each of the bit line pairs, however, are also affected by the stray capacitance between the bit lines. Since the bit line disposed at an end part of the memory array has only one adjacent bit line disposed on one side thereof, only a relatively small stray capacitance is connected to the bit line. This causes the coupling noise between bit lines at the bit line disposed at an end part of the memory array to be different than the degree of coupling noise between other bit lines in the array. To overcome the unbalance this causes, an additional dummy bit line is disposed at an end part of the memory array in order to increase the stray capacitance connected to the bit line disposed at the end part of the memory array. Consequently, common mode noises at levels substantially equal to each other are applied to all the bit line pairs. A differential type sense amplifier connected to each of the bit line pairs does not respond to the common mode noise. Accordingly, the minute data signal set by a selected memory cell and a dummy memory cell in reading out data is amplified with substantially no deleterious effect being caused by noise.
申请公布号 HK1888(A) 申请公布日期 1988.01.15
申请号 HK19880000018 申请日期 1988.01.07
申请人 HITACHI, LTD.;HITACHI MICROCOMPUTER ENGINEERING LTD. 发明人 HIROMI MATSUURA
分类号 G11C11/401;G11C7/02;G11C11/404;G11C11/4097;G11C11/4099;H01L21/8242;H01L27/10;H01L27/108;(IPC1-7):H01L23/56;G11C5/02 主分类号 G11C11/401
代理机构 代理人
主权项
地址