发明名称 TTL CIRCUIT
摘要 PURPOSE:To contrive to attain a highly efficient space factor by utilizing a parasitic capacitance of a transistor (TR) to eliminate the occupied area by the capacitance in a chip. CONSTITUTION:When an output rises from 'L' to 'H', a TR Q3 changes from ON to OFF and off-buffers QB, QC change from OFF to ON state. Then the buffers QD, QA change from OFF to ON. A current being a multiple of hFE of a fine base current obtained by utilizing a parasitic capacitance CCB between the collector and base of the buffer QB from a common connecting point P of the Darlington connection comprising the buffers QB, QC flows from the emitter of the TR QD to the base of the TR QA to obtain a base current. Thus, the TR QA is raised rapidly.
申请公布号 JPS639226(A) 申请公布日期 1988.01.14
申请号 JP19860151575 申请日期 1986.06.30
申请人 FUJITSU LTD 发明人 SHIMAUCHI YUKI;YOKOTA NOBORU
分类号 H03K19/013;H03K19/088 主分类号 H03K19/013
代理机构 代理人
主权项
地址
您可能感兴趣的专利