| 摘要 |
<p>A frame synchronizing circuit uses parallel processing of a received multiplexed signal to detect frame synchronization. The input signal is separated into a predetermined number of signal trains. A matching number of frame synchronizing pattern detection circuits (22, 24) detect the presence of the frame synchronizing pattern by each of the frame synchronizing pattern detection circuits (22, 24) detecting the presence of a modified frame synchronizing pattern. The modified frame synchronizing patterns all contain the same sequence of bits, but the leading bit of the frame synchronizing pattern is in a different signal train in each of the modified frame synchronizing patterns. Timing comparison circuits (31, 32) corresponding to the modified frame synchronizing pattern detection circuits (22, 24) indicate which, if any, of the modified frame synchronizing patterns, are in coincidence with a frame pulse generated at the time the frame synchronizing pattern is expected to be detected. Synchronization guarding circuits (41, 42) corresponding to the timing comparison circuits (31, 32) indicate which, if any, of the modified frame synchronizing patterns is in synchronization with the frame pulse. A timing control circuit (5) adjusts the timing of the frame pulse when the timing comparison and syncronization guarding circuits (41, 42) indicate noncoincidence and asynchronization of all the modified frame synchronizing patterns.</p> |
