发明名称 PARALLEL DATA PROCESSOR
摘要 PURPOSE:To attain a high speed processing by applying an operation only to the effective bit length of data supplied to an array part from a memory part. CONSTITUTION:The data from the memory part 2 is supplied to the array part 1 through an input buffer 3. A bit length detecting means 30 detects the effective data length at the time of fetching the data to the input buffer 3 from the memory part 2. A repetition number decision means 31 decides a bit operation repetition number required to a minimum degree for carrying out the operation based on the result detected by the bit length detecting means 30 and informs it to a control part 5. A format converting means 33 arranges the format of the data at the time of storing the operation result from an output buffer 4 to the memory part 2.
申请公布号 JPS62295163(A) 申请公布日期 1987.12.22
申请号 JP19860137314 申请日期 1986.06.14
申请人 AGENCY OF IND SCIENCE & TECHNOL 发明人 SUGA TAKASHI
分类号 G06F15/16 主分类号 G06F15/16
代理机构 代理人
主权项
地址