发明名称 Serial addition-subtraction unit in decimal 1-out-of-10 code
摘要 The addition-subtraction unit according to the subject of the invention stores the carry at every addition, and processes it at the next addition. Similarly, at every subtraction the carry is stored and processed at the next subtraction. Subtraction is done additively, by processing the nine's complement of the subtrahend instead of the latter. As its main circuit, this addition-subtraction unit has an adder circuit 1, which consists of 28 individual adder circuits 20. Eight individual adder circuits 20 are saved by circuits 11 and 12. Circuit 3 is a nine's complement circuit, and circuit 10 is a one upwards shift circuit. <IMAGE>
申请公布号 DE3620281(A1) 申请公布日期 1987.12.17
申请号 DE19863620281 申请日期 1986.06.16
申请人 MERKLE,PAUL 发明人 MERKLE,PAUL
分类号 G06F7/491;G06F7/50;(IPC1-7):G06F7/50 主分类号 G06F7/491
代理机构 代理人
主权项
地址