发明名称 PROTECTIVE CIRCUIT FOR SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 PURPOSE:To prevent a semiconductor integrated circuit from causing a parasitic effect such as a latchup by forming a high density impurity layer in the bottom of a device in which a resistance value alters according to an input to reduce a delay time without loss the performance of a protective circuit for the integrated circuit. CONSTITUTION:A low density P-type source, drain regions 407, 408 are formed deeply in contact with a high density N-type region 302. Thus, when the breakdown voltages of the source, drain and the region 302 of an MOSFET are suitably reduced so that a negative large voltage is applied to the source or the drain, a current flows through a junction between the regions 407, 408 and the region 302 to prevent a protective circuit itself from breaking down. Since the thicknesses of the regions 407, 408 are increased, a conductivity between the source and the drain when the MOSFET is conducted is raised.
申请公布号 JPS62279675(A) 申请公布日期 1987.12.04
申请号 JP19860122130 申请日期 1986.05.29
申请人 HITACHI LTD 发明人 HIGUCHI HISAYUKI;SUZUKI MAKOTO;YOSHIDA ISAO
分类号 H02H7/20;H01L21/8249;H01L27/06;H01L29/78;H03F1/00 主分类号 H02H7/20
代理机构 代理人
主权项
地址