摘要 |
The adder circuit according to the subject of the invention differs from the adder circuit according to P 3615955.7 in that the main circuit (2) is provided with five partial sum derivation circuits (50), and that the sum or remaining sum of the main circuit (2) reaches the numeric value 8 at maximum. <IMAGE>
|