发明名称 FIELD EFFECT TRANSISTOR
摘要 PURPOSE:To uniformly form the gate length of 0.5 mum or less in an excellent reproducible manner by a method wherein a groove having forward mesa type cross-section is formed on the top layer of semiinsulating AlGaAs layer in such a manner that the groove reaches the N-type GaAs layer located under the AlGaAs layer, and a gate metal is formed in the groove. CONSTITUTION:A high resistance AlGaAs layer 16 is provided on the N-type GaAs layer 4 located on an N-type AlGaAs layer 3, and a groove having forward mesa type cross-section and reaching the N-type GaAs layer 4 is formed on said high resistance AlGaAs layer 16 by performing selective etching on the high resistance AlGaAs layer 16, and a gate metal electrode 10 is formed in the groove. By utilyzing the inclination of the forward mesa type groove cross-section, the width of the groove bottom contacting to the N-type GaAs layer 4 can be narrowed down to 0.5 mum or less through the AlGaAs layer 16 even when the width of a mask is 0.5 mum on the surface. Moreover, the reproducibility of the width of the bottom of said groove is excellent. Also, as the N-type GaAs layer 4 is used as the stopper of an etching groove, the etching groove having excellent reproducibility and the uniformity in the wafer can be formed easily.
申请公布号 JPS62274674(A) 申请公布日期 1987.11.28
申请号 JP19860118335 申请日期 1986.05.22
申请人 MITSUBISHI ELECTRIC CORP 发明人 HIRANO RYOICHI
分类号 H01L29/417;H01L21/338;H01L29/423;H01L29/778;H01L29/812 主分类号 H01L29/417
代理机构 代理人
主权项
地址
您可能感兴趣的专利