| 摘要 |
<p>A highspeed, intelligent, distributed control memory system is disclosed. The system, according to the preferred embodiment of the invention, is comprised or an array or modular, cascadable, integrated circuit devices, hereinafter referred to as <<memory elements>>. Each memory element is further comprised of storage means, programmable on board processing (<<distributed control>>) means and means for interfacing with both the host system and the other memory elements in the array utilizing a single shared bus. Each memory element of the array is capable of transferring (reading or writing) data between adjacent memory elements once per clock cycle. In addition, each memory element is capable of broadcasting data to all memory elements of the array once per clock cycle. This ability to asynchronously transfer data between the memory elements at the clock rate, using the distributed control, facilitates unburdening host system hardware and software from tasks more efficiently performed by the distributed control. As a result, the momory itself can, for example, perform such tasks as sorting and searching, even across memory element boundaries, in a manner which conserves, is faster and more efficient then using, host system resources.</p> |
