发明名称 |
Arrangement for generating a clock signal |
摘要 |
A clock signal is derived from a biphase-modulated signal, by means of a controllable clock signal source. The polarity of the received signal is sampled at two sampling instants having a fixed relationship. The polarity samples are added modulo-2 and the resultant signal controls the controllable clock signal source. A false-synchronization detector includes inter alia a modulo-2 adder for comparing polarity samples in consecutive symbol intervals and a counter for counting consecutively equal polarity samples.
|
申请公布号 |
US4709378(A) |
申请公布日期 |
1987.11.24 |
申请号 |
US19850725464 |
申请日期 |
1985.04.22 |
申请人 |
U.S. PHILIPS CORPORATION |
发明人 |
WOUDA, KORNELIS J.;REIJNTJENS, WILHELMUS J. M. |
分类号 |
H04L27/22;H04L7/033;H04L25/49;(IPC1-7):H04L7/02 |
主分类号 |
H04L27/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|