发明名称 BIPOLAR LOGIC CIRCUIT
摘要 PURPOSE:To reduce the output low/high propagation time of a switching time as the titled circuit by designing the circuit that a base electric charge of an output transistor(TR) is sucked in the base as a collector current of the 2nd TR connected to the collector of the 1st TR. CONSTITUTION:When a low-level voltage is applied to an input terminal 3, a diode 12 and a TR 13 are conductive, resulting in that a TR 14 is conductive, a base electric charge of a TR 7 is sucked via diodes 17, 18 together with the base electric charge of a TR 8 and the TR 8 is nonconductive. On the other hand, a TR 5 is conductive and TRs 6, 7 are nonconductive, then TRs 9, 10 are conductive, a current flows from a high-potential power supply 1 via a resistor 30 to an output terminal 4, which goes to a high level. Thus, the timing when the TR 8 is nonconductive approaches the timing when the TR 7 is nonconductive and the circuit having short output low/high propagation time as the switching time is obtained.
申请公布号 JPS62260423(A) 申请公布日期 1987.11.12
申请号 JP19860105336 申请日期 1986.05.06
申请人 MITSUBISHI ELECTRIC CORP 发明人 KITORA KOJI;TAKI YOICHIRO
分类号 H03K17/04;H03K19/013;H03K19/088 主分类号 H03K17/04
代理机构 代理人
主权项
地址