发明名称 |
CIRCUIT FOR SPEEDING UP TRANSFERS OF CHARGES IN PROGRAMMABLE LOGIC ARRAY STRUCTURES |
摘要 |
Circuit for speeding up transfers of charges in a Programmed Logic Array structure, formed by FET devices (3) in serially chained charge transfer circuits, comprising a level shifting circuit (21) integrated into bit partitioning stages of the structure, for reducing voltage swings in the outputs of those stages and thereby reducing spurious couplings at the inputs of the AND array chains (24) as well as decreasing operational delays of the latter stage, discrete capacitance, (29), added at the output end of the OR array stage (10) for sustaining and reinforcing charge conditions accumulated in that stage prior to readout of that stage, and a source of time related clocking functions (Cp1-Cv3) coupled to stages of the modified structures, with timing relationship selected so as to reduce operational delays of the entire structure while improving its integrity of operation. |
申请公布号 |
DE3373964(D1) |
申请公布日期 |
1987.11.05 |
申请号 |
DE19833373964 |
申请日期 |
1983.06.16 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
CASES, MOISES;KRAFT, WAYNE RICHARD;STAHL, WILLIAM LEONARD, JR.;THOMA, NANDOR GYORGY |
分类号 |
H03K19/096;H03K19/177;(IPC1-7):H03K19/177;H03K5/15;H03K19/094 |
主分类号 |
H03K19/096 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|