发明名称 LOW AMPLITUDE INPUT CIRCUIT
摘要 PURPOSE:To reduce the amplitude of a signal to be handled and to prevent the occurrence of noise by permitting the transfer gate having a low resistance that is gate-biased by dividing a resistance, connecting the output of the transfer gate to a pull-up resistance and to the input of an inverter and amplifying said output. CONSTITUTION:The output of a low-amplitude output circuit 23 in an IC 21 is connected to the transfer gate 29 where a potential that the resistances 26 and 27 of a low-amplitude input circuit in an IC 22 resistance-divide is impressed on the gate, and the output of the transfer gate 29 is connected to the resistance 28 and the inverter 30. When a signal line 41 is at 'H', the potential of a signal line 42 rises. When a potential difference between the potential VG of a signal line 45 and that Vi of the signal line 42 approximates to the threshold VT of a transistor 29, its resistance becomes high, and the potential Vi of the signal line 42 becomes stable at VG-VT. Accordingly the amplitude of a signal can be minimized.
申请公布号 JPS62250714(A) 申请公布日期 1987.10.31
申请号 JP19860095362 申请日期 1986.04.24
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 SHOJI KATSUHIKO
分类号 H03K5/02;H03K5/153 主分类号 H03K5/02
代理机构 代理人
主权项
地址