发明名称 POINTER TYPE ELECTRONIC TIMEPIECE
摘要 PURPOSE:To achieve a higher reliability of a pointer type electronic timepiece, by providing an initialization means which initializes a potential level of a driving signal formation circuit, prohibiting a first signal from being inputted into the driving signal formation circuit during a specified period based on a resistance and a time constant of a capacitor from the closing of a power source to prevent consumption of a battery otherwise closed by a continuous current to a motor generated at the closing of the power source. CONSTITUTION:A differentiation circuit made up of a resistance 20 and a capacitor 21 and a NAND gate 22 are arranged. Consequently, a potential level at a CL of a flip flop can be fixed at a Hi level for a fixed time at the closing of a power source regardless of the level of a clock signal, Hi or Lo to be supplied from a frequency dividing circuit and the potential level of driving buffers 17 and 18 can be both a Hi level by writing a data signal into the flip flop for this period. Thus, it is possible to block the inflow of an undesired driving current to a step motor even after the elapse of the period determined by the resistance 20 and a time constant of the capacitor 21.
申请公布号 JPS62247281(A) 申请公布日期 1987.10.28
申请号 JP19870050575 申请日期 1987.03.05
申请人 SEIKO EPSON CORP 发明人 TADA HIROYUKI
分类号 G04C10/00;G04C3/14;G04D7/00 主分类号 G04C10/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利