| 摘要 |
<p>The multiplier array circuit according to the invention comprises: decoders (21, 22) for decoding a multiplier on the basis of the Booth's algorithm; cell array blocks for receiving the selection signals from the decoders and a multiplicand and performing the multiplication of the multiplicand (X) and the multiplier (Y) on the basis of the Booth's algorithm; and adder (31 to 34) for obtaining the final products (Z0 to Z3) on the basis of the outputs from the cell array blocks (11 to 14). In order to enable the functionally divisional operation, the cell array blocks include the complex cells which operate as the basic cells in the non-division mode and which operate as the code cells in the division mode. Further, the cell array blocks (11 to 14) include the selector (51, 52) to supply the inactive value to the cells to perform the multiplication of the upper bits of the multiplicand and the lower bits of the multiplier and to the cells to perform the multiplication of the lower bits of the multiplicand and the upper bits of the multiplier in such manner that the cell array blocks (11 to 14) can supply the multiplicand and its inverted data to the cells constituting the cell array blocks (11 to 14) in the non-division mode and can simultaneously execute two series of multiplications in the division mode.</p> |
