| 摘要 |
<p>A computer-aided automatic wiring method is disclosed, which determines a wiring pattern for a semiconductor IC device in which function blocks (l6, l8, 20, 22) are arranged on a substrate (l0) and channels (Cl, C2, C3, C4, C5, C6, C7) are defined around the blocks (l6, l8, 20, 22) to serve as wiring regions. First, electrical connecting paths between associated blocks at one channel (a first channel) are determined to obtain a normal wiring pattern in accordance with a bonding request. Subsequently, if another channel (a second channel) already subjected to normal wiring is present among channels adjacent to the first channel, these channels are merged before the next channel is subjected to normal wiring, so as to define a new expanded channel (a third channel). A combined wiring pattern of the third channel, obtained simply by combining wiring patterns of the first and second channels, is then modified to conform to the shortest routing rule. If a vacant space is found in the modified wiring pattern the space is removed to reduce the size of the third channel. The processing is repeatedly executed with respect to every channel, thereby optimizing the entire wiring pattern of the IC device to maximize its packing density. </p> |
