发明名称 CODING PROCESSING SYSTEM
摘要 <p>PURPOSE:To code efficiently the identifying information of a valid/invalid block and to improve a transmitting efficiency by feeding one bit of an information quantity as valid/invalid block identifying information and executing the dividing processing only when the valid block is included. CONSTITUTION:The image signal inputted and digitized from a digital signal input terminal 1 is divided into the small blocks of the prescribed size in a scanning converting circuit 2. Further, a subtracting circuit 3 subtracts the forecasting value, namely, the output value of a frame memory 8. The inter- frame difference value is compared with the prescribed threshold in a valid block identifying circuit 4 and separated to a static area and a dynamic area. Only the signal of the dynamic area is scalar or vector-quantized for a block in a quantizing coder 5 and coded and transmitted from an output terminal 9.</p>
申请公布号 JPS62206981(A) 申请公布日期 1987.09.11
申请号 JP19860048252 申请日期 1986.03.07
申请人 NIPPON TELEGR & TELEPH CORP <NTT> 发明人 WATANABE YUTAKA;KURODA HIDEO
分类号 H04N19/50 主分类号 H04N19/50
代理机构 代理人
主权项
地址