发明名称 LOGICAL SIMULATION METHOD
摘要 PURPOSE:To display a result of simulation without an error by determining an initial value of a signal which is displayed at the time of restart, by a signal value which an element itself has, and thereafter, rewriting the element existing in an event table by an old signal value contained therein. CONSTITUTION:A restart simulation is executed, based on a signal value of each part of an element table which has represented a logic circuit at the time of restart, a time lop being a simulation control table, and a restart file used for restoring an event table, etc. A signal value of a signal S2 at a time t1 is Low, but an output signal value of the element table which is restored attains to. High already. Accordingly, after having generated a signal display table from the element table, it is necessary to correct the initial value by using the event table. That is to say, when the initial value of an element G2 is corrected from High to Low, from an event at a time t3, a result being equal to a timing chart can be displayed.
申请公布号 JPS62200434(A) 申请公布日期 1987.09.04
申请号 JP19860041819 申请日期 1986.02.28
申请人 HITACHI LTD;HITACHI MICRO COMPUT ENG LTD 发明人 KAZAMA YOSHIHARU;MATSUMOTO ICHIRO;TOMITA HIROSHI
分类号 G06F11/25;G06F11/26;G06F17/50 主分类号 G06F11/25
代理机构 代理人
主权项
地址