发明名称 PHASE DETECTING CIRCUIT
摘要 PURPOSE:To estimate correctly the difference of phase between the symbol timing of the analog demodulation signal and a reference clock regardless of the value of the input phase difference, by eliminating the discontinuous points of the phase detection characteristics of a phase detector. CONSTITUTION:The detection outputs of plural times of a phase detector 1 are supplied to an absolute value circuit 2 for output of the absolute value of each detection output. Furthermore, the average of the absolute value of those detection outputs is calculated by an averaging circuit 3. While the positive and negative codes of the output the detector 1 are decided by a code deciding circuit 4 in parallel with those said actions. Then a majority circuit 5 decides the numbers of positive and negative codes contained in the output of the circuit 4. Then the circuit 5 outputs +1 in case the number of positive codes is larger then or equal to the number of negative codes and then -1 if the number of negative codes is larger than that of positive codes respectively. The detection output emerges only at the positive side (since the absolute value is secured) and therefore the discontinuous points are eliminated.
申请公布号 JPS62196921(A) 申请公布日期 1987.08.31
申请号 JP19860039416 申请日期 1986.02.25
申请人 NEC CORP 发明人 NAWATA HIDE
分类号 H03K5/26;G01R25/00;H03L7/00;H03L7/085 主分类号 H03K5/26
代理机构 代理人
主权项
地址