发明名称 DATA HOLDING CIRCUIT
摘要 PURPOSE:To detect easily an error, and also to improve the probability for obtaining a correct data, by holding the same data in odd parts of three parts or more, comparing the respective holding data, and obtaining a correct data by a decision of majority. CONSTITUTION:A 4-bit data 9 is stored in RAMs 1, 2 and 3 by a write signal. Subsequently, outputs of the RAM 1 and 3 are inputted to an exclusive OR gate group 4a, and as for a data which is read out by a read-out signal 12, exclusive OR of the corresponding bit which is to be in the same state originally is calculated. The output of the gate group 4a is inputted to an AND gate 5a. In such a way, if the contents of the corresponding bits of the RAM 1 and 3 are all equal, each output of the gate group 4a goes to an L level, and the output of the AND gate 5a goes to an H level. As a result, in a tri-state buffer group 6, from a buffer which is connected to the output terminal of the RAM 1, the 4-bit data of the RAM 1 is outputted as a correct 4-bit data 11.
申请公布号 JPS62192837(A) 申请公布日期 1987.08.24
申请号 JP19860035557 申请日期 1986.02.20
申请人 NIPPON KOGAKU KK <NIKON> 发明人 IKOU CHIKAYA;SUZUKI AKITOSHI
分类号 G06F12/16 主分类号 G06F12/16
代理机构 代理人
主权项
地址