发明名称 Single bit storage and retrieval with transition intelligence
摘要 A peripheral processor for a central processing unit is in the form of a memory which is repetitively loaded with data scanning an array. The processor performs predefined logical operations between respective elements of successive scans of data. Preferably address signals sent to the peripheral processor via a preassigned set of address lines specify a desired one of a plurality of predetermined logical operations. Logical operations may also be performed when data is written to processor memory as well as read from the processor. A memory shift register, for example, automatically transfers original data from present scan memory to past scan memory when new data is loaded into present scan memory. In the field of machine control, the processor permits single-bit storage and retrieval with respect to a byte oriented memory and also detects individual bit transitions, thereby facilitating manipulation of single bit input/output data and the conditioning of machine control operations based on the occurrence of bit transitions.
申请公布号 US4688191(A) 申请公布日期 1987.08.18
申请号 US19830548302 申请日期 1983.11.03
申请人 AMCA INTERNATIONAL CORPORATION 发明人 CONNERS, JOHN P.
分类号 G05B19/414;(IPC1-7):G06F13/00 主分类号 G05B19/414
代理机构 代理人
主权项
地址