发明名称 Storage control system using plural buffer address arrays
摘要 A storage control system controls the update operations on two buffer address arrays in a data processing system in which a plurality of processors are connected to a shared storage, at least one of the processors having a buffer storage. The first buffer address array is the directory of buffer storage. The second buffer address array contains the same data as that of the first buffer address array. The storage control system updates first the content of the second buffer address array then that of the first buffer address array in response to a block transfer to the buffer storage of the own processor and a store operation conducted by other processor on the shared storage. The storage control system permits to accept a new access request occurred in the own processor on condition that a block transfer to the own processor is finished and that the first buffer address array is updated in association with the block transfer.
申请公布号 US4683533(A) 申请公布日期 1987.07.28
申请号 US19840664771 申请日期 1984.10.25
申请人 HITACHI, LTD. 发明人 SHIOZAKI, KENICHI;KUBO, KANJI
分类号 G06F12/08;G06F13/18;(IPC1-7):G06F13/00;G11C29/00 主分类号 G06F12/08
代理机构 代理人
主权项
地址