发明名称 CMOS BUFFER
摘要 PURPOSE:To suppress the transient direct current of a buffer which requires a large driving radio wave so as to reduce the power consumption of the buffer, by preventing the P and N transistors of the 1st and 2nd CMOS buffers from being turned on simultaneously. CONSTITUTION:The threshold E5 of the input gate 6 of the 2nd NAND gate NA2 is set at a sufficiently high value, whereas the threshold E7 of one input gate 7 of the 1st NOR gate NO1 is set at a sufficiently low value. Moreover, when the output voltage (voltage of the input gate 7) of the 2nd NOR gate NO2 rises to 1V, namely, to the threshold EN of an N transistor QN, the N transistor QN is turned on. In other words, during the period from the moment when the voltage of a node n2 reaches 4V to a moment when the voltage of another node n3 reaches 1V both P and N transistors QP and QN are turned off. Therefore, both the P and N transistors of a CMOS buffer are never turned on simultaneously.
申请公布号 JPS62166615(A) 申请公布日期 1987.07.23
申请号 JP19860008521 申请日期 1986.01.18
申请人 SANYO ELECTRIC CO LTD 发明人 ISHIDA MICHIAKI
分类号 H03K19/0948;H03K17/687;H03K19/094 主分类号 H03K19/0948
代理机构 代理人
主权项
地址