发明名称 LEVEL CONVERTING CIRCUIT
摘要 PURPOSE:To attain circuit integration and high speed operation by operating a switching element impresses a high voltage in response to the operation of an additional switching element operated at a low voltage level of the logic circuit operation being the result of differentiation of an on/off input signal via an RC differentiation circuit. CONSTITUTION:A resistor 42 and a capacitor 41 of a level conversion circuit 4 differentiate an input signal S2. When a gate voltage of a transistor (TR) 43 exceeds its threshold value, the TR 43 is turned on. A high voltage VH to be level-converted is divided by resistors 44, 45 and a bias voltage is fed to a TR 46. A bias voltage is changed by the on/off operation of the TR 43 and when the gate voltage of the TR 46 is lowered than its threshold voltage, the TR 46 is turned on. When the TR 26 of push-pull connection is turned on and a TR 3 is turned off, an output Sout reaches a high voltage VH and other levels are zero V. Since no high voltage VH is impressed to a capacitor 41, no high dielectric strength is required and then circuit integration is facilitated. Since the TR 46 is operated by the TR 43, high speed operation is attained.
申请公布号 JPS62157419(A) 申请公布日期 1987.07.13
申请号 JP19850293486 申请日期 1985.12.28
申请人 FUJITSU LTD 发明人 KAWADA TOYOSHI;AOKI TETSUO;KISUMI SHINTAROU;YAMAGUCHI HISASHI
分类号 H03K5/02;H03K5/00;H03K17/10 主分类号 H03K5/02
代理机构 代理人
主权项
地址