摘要 |
In a method and apparatus for diagnosis of a logical circuit including a combinational logical circuit or a semiconductor memory and having its input and output terminals respectively connected to input and output latches which are operated by the same clock pulse contained in a single-phase clock signal, diagnostic data is transferred to the diagnosed circuit through the input latches by the rise of one clock pulse in the clock signal, an output signal delivered out of the diagnosed circuit is latched into the output latch by the fall of the one clock pulse, and the latched data is compared with expected data to diagnose the logical circuit. Use of a clock signal containing clock pulses of a relatively large width can be permitted for diagnosing the logical circuit which is operating at a high operation speed. |