发明名称 Decoding circuit
摘要 A decoding circuit is operative to decode a differential Manchester code consisting of four symbols "J", "K", "1" and "0" each composed of two consecutive signal elements. For detection of the symbol "J" and consequent determination of the symbol boundary, the decoding circuit has a circuit configuration which takes advantage of the fact that the symbol "K" immediately follows the symbol "J" and three consecutive signal elements, two of which are included in the symbol "J" and one of which is for a symbol immediately preceding the symbol "J", have the same polarity. To prevent an error that a second occurrence of the symbol "J" is detected after completion of detection of the symbol "J", the decoding circuit has an additional circuit configuration which inhibits the detection of the symbol "J" until the symbol "0" or the symbol "1", for example, is detected.
申请公布号 US4675884(A) 申请公布日期 1987.06.23
申请号 US19850812921 申请日期 1985.12.23
申请人 HITACHI, LTD.;HITACHI MICROCOMPUTER ENGINEERING LTD. 发明人 NAKAMURA, KAZUNORI;YAMAGA, MITSUHIRO;YOSHINO, RYOZO;SUGIMOTO, NORIHIKO
分类号 H03M3/04;H03M5/12;H04L25/48;(IPC1-7):H04L27/22 主分类号 H03M3/04
代理机构 代理人
主权项
地址