发明名称 |
Multilevel differential ECL/CML gate circuit |
摘要 |
A multilevel differential logic gate circuit for generating a plurality of levels of logic includes a single constant current source having its one end connected to a ground potential. The current source has a relatively small voltage drop. A first differential amplifier formed of a pair of first and second transistors have their emitters coupled together and to the other end of the current source to define a first level of logic. A second differential amplifier formed of a pair of third and fourth transistors have their emitters coupled together and to the collector of the first transistor to define a second level of logic. A third differential amplifier formed of a pair of fifth and sixth transistors have their emitters coupled together and to the collector of the third transistor to define a third level of logic. A fourth differential amplifier formed of a pair of seventh and eights transistors have their emitters coupled together and to the collector of the fifth transistor to define a fourth level of logic. The collector of the seventh transistor is connected to a supply potential via a first resistor. The collector of the eighth transistor is connected also to the supply potential via a second resistor.
|
申请公布号 |
US4670673(A) |
申请公布日期 |
1987.06.02 |
申请号 |
US19850702962 |
申请日期 |
1985.02.19 |
申请人 |
ADVANCED MICRO DEVICES, INC. |
发明人 |
VARADARAJAN, HEMMIGE D. |
分类号 |
H03K19/086;(IPC1-7):H03K19/086 |
主分类号 |
H03K19/086 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|