发明名称 TRAP MACHINE
摘要 PURPOSE:To efficiently analyze an error by providing a memory map means mapping each data unit in the prescribed section as the function of each order position and a latch means storing an output signal expressing a comparison result generated by a comparison means. CONSTITUTION:The titled machine is provided with an interface means generating a control signal after reading a data loop from a transmission medium, a comparison means which is connected to an interface means, has the prescribed number of sections storing in parallel the prescribed filters applied to a data loop read by the interface means and generates and output signal expressing the compared result by the filter, the memory map means which is connected to the comparison means, counts the order position at every data of the data loop and generates the output signal mapping each data unit in the prescribed section as the function of each order position, and the latch means storing the output signal which is generated by the comparison means and expresses the compared result. Thus any data patterns can be speedily recognized, and moreover the pattern to be recognized can be programmably set.
申请公布号 JPS62115938(A) 申请公布日期 1987.05.27
申请号 JP19860271627 申请日期 1986.11.14
申请人 YOKOGAWA HEWLETT PACKARD LTD 发明人 GORUDON AABIDO JIYANSEN
分类号 H04L13/18;G06F7/02;G06F17/30;H04L1/00 主分类号 H04L13/18
代理机构 代理人
主权项
地址