发明名称 TIMING SIGNAL GENERATING DEVICE
摘要 <p>PURPOSE:To reduce memories in capacity, to output long-period timing with high precision, and to facilitate the variation of the time and waveform data by storing the time data and waveform data on timing to be outputted in different memories. CONSTITUTION:The 1st counter 1a of the device counts a clock signal T1 continuously and the generation time data on the timing signal is stored in the 1st memory 2a. This time data is compared by a comparator 3 with the counted value of the counter 1a and when the both coincide with each other, the signal of logic 1 is outputted. When this comparator 3 outputs logic 1, its output is counted by the 2nd counter 1b, whose contents are applied as the address of the memory 2a the output of the counter 1b is applied as a timing signal to the 2nd memory 2b and long-period timing is outputted from the memory 2b to reduce the memory capacity of the device.</p>
申请公布号 JPS62105521(A) 申请公布日期 1987.05.16
申请号 JP19850245667 申请日期 1985.11.01
申请人 MITSUBISHI ELECTRIC CORP 发明人 HIRAI TOSHIYUKI
分类号 H03K5/156;G06F1/06;H03K5/135;H03K5/15 主分类号 H03K5/156
代理机构 代理人
主权项
地址