发明名称 CLAMPING CIRCUIT
摘要 PURPOSE:To constitute a synchronous separating circuit and a clamp pulse generating circuit as an LSI and to reduce the size of hardware by separating a synchronizing signal digitally from a PCM signal obtained by converting a television signal from analog to digital, and thus obtaining clamp pulses. CONSTITUTION:The television signal inputted to an input terminal (a) is inputted to an A/D converter 4 through a capacitor C1 and an amplifier 3 and converted into an (n)-bit PCM signal. A synchronous separating circuit 5 separates the synchronizing signal from the PCM signal through digital processing. The synchronizing signal separated by the synchronous separating circuit 5 is inputted to the clamp pulse generating circuit 6, which generates clamp pulses in synchronism with the synchronizing signal. When the clamp pulses are outputted from the clamp pulse generating circuit 6, a switch circuit 1 is closed only while the clamp pulses are outputted, so that the television signal inputted to the amplifier 3 is clamped to the potential of a clamp level V0 corresponding to the output voltage of a reference voltage circuit 2.
申请公布号 JPS62104382(A) 申请公布日期 1987.05.14
申请号 JP19850244287 申请日期 1985.10.31
申请人 NEC CORP 发明人 OKAJIMA MASAYUKI
分类号 H04N5/18 主分类号 H04N5/18
代理机构 代理人
主权项
地址