Method and means for error detection and correction in high speed data transmission codes

摘要

A method and processing matrix for detection and correction of errors in coded data based on determining the error location and error evaluator polynomials using the relationship defined by the key equation. A systolic processor is disclosed which utilizes pipelining and a regular, parallel structure based on a derived algorithm for solving the key equation.