Semiconductor delay line for logic circuit

摘要

The main subject of the invention is a semiconductor delay line for logic circuit. The invention relates mainly to a delay device including elementary operators inducing a delay increment. The total delay is equal to the delay induced by an elementary operator multiplied by the number of elementary operators through which the signal passes. The invention applies mainly to the production of delay lines. <IMAGE>