发明名称 PICTURE PROCESSOR
摘要 PURPOSE:To attain window processing even to the picture signals that are inputted in an interlace system by performing a calculation between picture element sets to obtain the picture elements X (n+2k, m+2l) to every l and k. CONSTITUTION:When a picture element 29 is inputted to an input terminal 41 with an amplitude E5, the picture elements 17 and 5 are outputted to the outputs of delay lines 43 and 44 with amplitudes C5 and A5 respectively. While the picture elements 27 and 25 are outputted to the outputs of delay lines 46 and 48 with amplitudes E3 and E1. In the same way, the picture elements 3, 1, 15 and 13 are outputted to othe outputs of delay lines 50, 52, 54 and 56 with amplitudes A3, A1, C3 and C1 respectively. Therefore the output of an absolute value circut 65 is equal to ¦A1+2A3+A5-C1-2C3-C5¦. While the output of an absolute value circuit 66 is equal to ¦A1+2C1+E1-A5-2C5-E5¦. Then ¦A1+2 A3+A5-E1-2E3-E5¦+¦A1+2C1+E1-A5-2C5-E5¦ is outputted as an output picture element 5 to the output of an adder circuit 64, i.e., an output terminal 42.
申请公布号 JPS6295685(A) 申请公布日期 1987.05.02
申请号 JP19850234482 申请日期 1985.10.22
申请人 NACHI FUJIKOSHI CORP 发明人 YASUMOTO MASAAKI;KIRII YUJI
分类号 H04N1/409;G06K9/36;G06T5/00;G06T5/20;H04N1/40;H04N5/208 主分类号 H04N1/409
代理机构 代理人
主权项
地址