Utilizing a depletion mode FET operating in the triode region and a depletion mode FET operating in the saturation region

摘要

A temperature compensation system for semiconductor logic gates where the temperature compensation is accomplished by two depletion mode FET's in electrical series relationship is disclosed. One of the FET's is adapted to operate in its triode region of operation and the other in its saturation region of operation.