发明名称 PARALLEL PROCESSING CONTROL SYSTEM
摘要 <p>PURPOSE:To reduce the hardware constituting a system and to decrease the number of chips required for formation of an integrated circuit, by using a selection control means to identify the identifying information and to allocate and send the instructions to an instruction decoding parts. CONSTITUTION:An instruction 11 containing the identifying information 27 which indicates the execution of a processor 1 is provided together with an instruction 12 containing the identifying information 28 which indicates the execution of a processor 2. A selection control means 29 identifies the information 27 or 28 and allocates the instruction 11 or 12 to an instruction decoding part 21 or 22. Then the means 29 identifies the information 27 or 28 when the instruction 11 or 12 is read out of a memory part 10 and sends the instruction 11 containing the information 27 to the part 21 as well as to the processor 1. While the instruction 12 containing the information 28 is sent to an instruction decoding part 22 as well as to the processor 2. Thus both instructions are decoded and executed respectively.</p>
申请公布号 JPS6292030(A) 申请公布日期 1987.04.27
申请号 JP19850231771 申请日期 1985.10.17
申请人 FUJITSU LTD 发明人 ENDO CHIHIRO
分类号 G06F15/16;G06F9/38 主分类号 G06F15/16
代理机构 代理人
主权项
地址