发明名称 |
A sampling clock phase correction circuit. |
摘要 |
<p>A sampling clock phase correction circuit comprises a video signal sampling clock generation circuit (3) for producing a sampling clock (CK) having a constant phase relation with a reference input signal (STHD), a phase detection circuit (5) for detecting the phase of the sampling clock (CK) and the phase of a video sync signal (HD), and a CPU circuit (6) for receiving a detection signal (DT) from the phase detection circuit and discriminating advance and delay of phase of the sampling clock (CK) with respect to the phase of the video sync signal (HD). The arrangement is such that, in operation, the phase of the reference input signal (STHD) of the clock generation circuit is controlled with the detection signal (DT) so that the phase of the sampling clock (CK) is changed and the video sync signal (HD) is corrected. </p> |
申请公布号 |
EP0218402(A2) |
申请公布日期 |
1987.04.15 |
申请号 |
EP19860307229 |
申请日期 |
1986.09.19 |
申请人 |
SEIKO INSTRUMENTS INC. |
发明人 |
TANAKA, FUMIHIRO;MATSUSHIMA, KENICHI;SHIMADA, YOSHIO;YAMAGUCHI, KANEO;WATANABE, SHINYA |
分类号 |
G06K15/12;G06K15/00;G09G5/12;G09G5/18;H03L7/00;H04N1/40 |
主分类号 |
G06K15/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|