发明名称 Semiconductor memory device providing a selection circuit change-over arrangement
摘要 A read-only memory has a terminal for receiving a writing current and a data input/output terminal. In the writing operation, the writing current is supplied to the terminal which is different from the data input/output terminal. Therefore, a data output circuit can be constituted by an ECL circuit having a relatively low withstand voltage, and a selection circuit related to the reading operation is achieved by using an ECL circuit. Accordingly, the read-only memory performs the reading operation at high speeds. During the writing operation, a different selection circuit is used which can withstand high voltages.
申请公布号 US4656606(A) 申请公布日期 1987.04.07
申请号 US19840579960 申请日期 1984.02.14
申请人 HITACHI, LTD.;HITACHI MICROCOMPUTER ENGINEERING CO LTD 发明人 OHNO, NOBUHIKO;OGIUE, KATSUMI;MIZUE, KATSUYA;OKUDA, NORIYOSHI
分类号 G11C17/06;G11C17/14;G11C17/18;(IPC1-7):G11C11/34 主分类号 G11C17/06
代理机构 代理人
主权项
地址